Micron Hiring Senior Engineer DEG Layout Job| Apply Now
- Position Title: Senior Engineer DEG Layout
- Company: Micron Technology, Inc.
- Degree: B. Tech/B. E
- Salary: INR 4-14/- LPA
- Location: Bengaluru, Karnataka
- Experience: Senior-level
About Micron:
Micron Technology is a international chief in cutting-edge reminiscence and garage answers. With a deep strength of will to advancing semiconductor generation, Micron plays a crucial feature in reworking data into intelligence.
Working at Micron gives an opportunity to make a contribution to step forward generation that electricity present day-day computing and stress business company innovation. Micron fosters a way of existence of innovation, collaboration, and inclusivity, empowering employees to increase and benefit achievement.
Role Overview: Senior Engineer DEG Layout
Micron is searching out an professional Senior Engineer – DEG Layout to sign up for its dynamic Design Engineering Group (DEG). In this position, the engineer will make contributions to the layout format of advanced integrated circuits (ICs) and make certain the first rate level of layout accuracy, performance, and excellent.
The candidate might be chargeable for delivering complex, excessive-everyday overall performance layout solutions for semiconductor reminiscence products whilst taking element with numerous cross-useful companies which include circuit format, device engineering, and manufacturing.
The a success candidate should have sturdy technical facts in IC layout design, revel in in superior semiconductor generation, and a ardour for innovation.
Key Responsibilities: Senior Engineer DEG Layout
- IC Layout Design: Design and growth immoderate-ordinary usual overall performance, complicated, and precise layout blocks for memory gadgets, focusing on DRAM, NAND, and awesome non-volatile reminiscence generation.
- Circuit and Layout Optimization: Work closely with the circuit format corporation to optimize format for performance, energy, and place (PPA). Ensure layouts meet technique technology necessities, layout rule tests (DRC), format in preference to schematic (LVS), and specific amazing metrics.
- Layout Verification: Ensure layouts are examined and set up thru physical verification strategies, which embody DRC, LVS, and electric powered powered rule checks (ERC). Troubleshoot and solve any layout violations or troubles.
- Collaboration: Work in near collaboration with flow into-useful businesses, collectively with format engineers, technique engineers, and production companies to optimize format normal overall performance and meet product specifications. Coordinate with mask designers and unique engineering corporations to make sure smooth tape-out strategies.
- Technology Exploration: Stay up to date on new method era and design methodologies. Engage in technology pathfinding sports sports activities to decorate format format strategies and enhance not unusual normal overall performance.
Qualifications: Senior Engineer DEG Layout
- Educational Background: Bachelor’s or Master’s diploma in Electrical Engineering, Electronics, or associated undertaking.
- Experience: Minimum five years of experience in IC layout format, with a focus on reminiscence layout (DRAM, NAND, or similar generation).
- Proficiency: Proficient in format layout tool which include Cadence Virtuoso, Mentor Graphics, and fantastic business enterprise-popular EDA tool.
Strong information of semiconductor gadget technology and physical layout principles.
Knowledge of superior nodes (7nm, 10nm, and masses of others.) and FinFET technology is a plus. - Analytical Skills: Demonstrated capability to investigate and clear up layout issues, optimize regular common universal performance, and troubleshoot layout troubles.
- Attention to Detail: High degree of precision and hobby to detail to make certain format accuracy and compliance with business enterprise requirements.
Benefits: Senior Engineer DEG Layout
- Competitive Salary: We offer a in particular aggressive reimbursement bundle commensurate with enjoy.
- Career Growth: Opportunities for development and non-prevent studying thru training applications, workshops, and mentorship.
- Benefits: Health coverage, retirement plans, and different attractive blessings.
- Work-Life Balance: Flexible strolling hours and options for a long way flung art work in some instances.
How to Apply for Senior Engineer DEG Layout?
To observe for the Senior Engineer – DEG Layout feature at Micron, please placed up your resume and cowl letter via our careers portal [Micron Careers Portal Link].
Micron is an equal possibility enterprise. We have an splendid time variety and are dedicated to growing an inclusive surroundings for all employees.
More Other Jobs-
Oppo Hiring Phone Sales Specialist
Intel Hiring Operating System Development Engineer
Related Blogs
Atos Careers Opportunities for Entry Level Graduates |.
Atos Careers Opportunities Atos Careers Opportunities, Atos is imparting exciting career possibilities for access-level graduates with 0-4 years of.
TCS Hiring Java Full Stack Developer | ₹42-45k.
A Java Full Stack Developer is liable for designing, growing, and retaining internet applications through the use of Java.