Google Hiring Senior Design Verification Engineer| Bengaluru
A Senior Design Verification Engineer is responsible for developing and executing verification plans for complex digital designs. They create and maintain test benches, utilize industry-well-known verification methodologies (like UVM), and paintings carefully with design and architecture groups to ensure strong verification. The role involves debugging, studying insurance, and ensuring compliance with specifications. Strong enjoy in SystemVerilog, scripting languages, and hassle-fixing skills are vital. Collaboration, communique, and management are key to success in this position.
Job Role: Senior Design Verification Engineer
Company: Google
Location: Bengaluru, Karnataka
Salary: Not Disclosed
Qualification: Bachelor’s Degree
Job Type: Full-time
About Company:
Google is a worldwide-era company famous for its search engine, which revolutionized internet facts retrieval. Founded in 1998 by Larry Page and Sergey Brin, Google has accelerated into numerous domains, together with cloud computing, advertising and marketing, cell running systems (Android), and hardware. As a subsidiary of Alphabet Inc., Google continues to innovate in artificial intelligence, gadget studying, and patron merchandise, retaining its project to arrange the sector’s records and make them universally available.
Job Overview:
Google, a leader in innovation and technology, is looking for a Senior Design Verification Engineer for its Bengaluru location. This full-time role offers a unique opportunity to enroll in a dynamic team accountable for growing custom silicon solutions that drive Google’s direct-to-customer products. As a Senior Design Verification Engineer, you may be at the leading edge of ensuring the fine and overall performance of modern-day hardware to form the destiny of technology.
Minimum Qualifications:
Educational Background: A Bachelor’s degree in Electrical Engineering, Computer Science, or a related field is required. Alternatively, equivalent practical revel in an applicable region may be considered.
Experience: A minimum of five years of hands-on enjoy with verification methodologies and languages together with Universal Verification Methodology (UVM) and SystemVerilog is important.
Technical Skills: Proficiency in verifying virtual common sense at the Register-Transfer Level (RTL) using SystemVerilog and UVM, mainly for Application-Specific Integrated Circuits (ASIC).
Preferred Qualifications:
Advanced Education: A Master’s degree or PhD in Electrical Engineering, Computer Engineering, or Computer Science, with a strong emphasis on computer architecture, is highly preferred.
Specialized Expertise: Candidates with experience in creating and using verification components and environments in standard verification methodologies like UVM will stand out.
Responsibilities:
Collaboration and Planning: You will collaborate with layout verification and other stakeholders to broaden targeted check plans, pick out dependencies, and define deliverables.
Verification of Memory Subsystem IPs: Your primary obligation can be making plans for the verification of complex Memory Subsystem Internet Protocols (IPs) at each the IP and Subsystem tiers. This entails understanding layout specifications and working carefully with architecture and design engineers to become aware of important verification situations.
Technical Decision-Making: You will paint carefully with various stakeholders, which include design, architecture, software program, silicon validation, and lower back-cease implementation groups, to make knowledgeable technical selections.
Verification Environment Creation: You could be responsible for growing and improving limited random verification environments with the usage of SystemVerilog and UVM. Additionally, you will formally verify designs with SystemVerilog Assertions (SVA) and enterprise-leading formal tools.
Benefits at Google:
Comprehensive Health Coverage: Google offers extensive medical health insurance, such as medical, dental, and vision plans, plus well-being programs and on-site fitness centers.
Generous Paid Leave: Employees revel in sufficient excursion time, parental leave, and flexible painting arrangements, ensuring a wholesome work-existence balance.
Retirement Plans: Google offers a 401(okay) plan with business enterprise matching, along with financial making plans and savings programs to help steady personnel’s futures.
Perks and Extras: Googlers advantages from loose gourmand food, on-site childcare, lessons compensation, and progressive workspaces, fostering an effective and enjoyable work environment.
Other Jobs:
ZF Recruitment For Senior Engineer
Barclays Freshers Work From Home | ₹20K a month
Accenture Walk-In-Interview for HR Operations
Order Fulfillment Specialist Job Opportunity
Related Blogs
IIM Product Management Course, Certificate and Job Details
Job Title – Product Management Company – Microsoft Salary – Upto 6 – 15/- LPA Location – Bangalore, India.
- February 17, 2024
- By vinita
Mega eClerx Walk-In Interview in Navi Mumbai for.
Mega eClerx Walk-In Interview Mega eClerx Walk-In Interview, EClerx is website hosting a mega stroll-in interview at the 3rd.
- August 31, 2024
- By jyoti